Abstract-This paper presents a comprehensive analysis and a novel solution for the discharge problem on the half-bridge submodules' (HBSMs') capacitors in the hybrid modular multilevel converter (MMC)-based high-voltage direct current transmission systems under a long-term (e.g., several minutes or longer) poleto-ground fault condition. The mechanism of this issue is analyzed, and then a solution based on fundamental-frequency reactive circulating current (FFRCC) injection is proposed. The influence of FFRCC injection is analyzed in terms of the fluctuated arm capacitor energy and the current stress of semiconductors. Moreover, an enhanced arm voltage modulation method based on HBSMs and full-bridge submodules coordinate control is proposed to accelerate the capacitor voltage balance of HBSMs. Finally, the performance of the proposed control strategy is verified by the simulation results.
Index Terms-Fundamental-frequency reactive circulating current injection, HVDC, long-term, modular multilevel converter (MMC), pole-to-ground fault ride-through.
I. INTRODUCTION

M
ODULAR multilevel converter (MMC), first proposed in [1] , [2] , is the most attractive topology for high-power, high-voltage applications due to its advantages of modular design, high efficiency and low harmonic distortion of the output waveforms, etc [3] - [5] .
In MMC based HVDC systems, DC short-circuit fault handling capability is one of the main technique challenges, which can be divided into pole-to-pole (PTP) and pole-to-ground (PTG) faults [6] , [7] . Compared with PTP faults [8] - [11] , PTG faults are more frequent to occur [6] , thus, are focused in this paper.
At present, all the existing commercial MMC projects are based on HBSM technology [12] , [13] . The symmetric monopole scheme is preferred for MMCs in HVDC applications due to low construction cost and low technical requirement for the corollary equipment. However, when a PTG short circuit fault occurs, the DC voltage on the healthy pole will increase to double the rated value, which will damage the insulation of the system severely [7] . Full-bridge submodules (FBSMs) based MMC can ride through PTG fault due to FBSMs' bipolar voltage output capability [14] , [15] . However, it suffers from high semiconductor conduction loss and cost. With a trade-off consideration of cost and efficiency, hybrid MMC consisting of half HBSMs and half FBSMs is a promising solution [16] , [17] , and the HVDC systems based on the hybrid MMC can still transmit certain active power via the healthy DC pole under the PTG fault conditions [11] , [18] .
During the PTG faults, the converter works in an asymmetrical operation, where the asymmetrical power will flow through the upper and lower arms, resulting in the imbalance of arm capacitor energy. To solve this issue, some improved PTG FRT strategies were proposed based on circulating currents injection [11] and AC voltage phase angle regulation [18] . In these FRT strategies, the HBSMs are bypassed, and the capacitor voltages decrease due to the power consumption in the conducting switches, the gate drives and discharge resistance [11] . While it is not a big issue for short-term faults occurred in overhead transmission line [19] , for the long-term faults occurred in the DC cable transmission systems [12] , [13] the continuous discharge on the bypassed HBSMs will considerably decrease the capacitor voltages. In addition, the arm currents flowing in the fault pole will be unidirectional (always negative for the sending terminal, and positive for the receiving terminal) when converter operates with a high power factor due to the asymmetrical operation for the upper and lower arms. Thus, even if HBSMs in the fault pole for the sending terminal are allowed to be inserted during the PTG faults, they are unable to be charged. The discharge problem on the HBSMs will increase the difficulty of recovery process [11] and even threat converter's reliability.
Hybrid MMC can also operate at a higher AC output voltage for a given DC voltage limit and a reduced DC-link voltage to avoid flashovers under extreme atmospheric conditions [17] . During these cases, the potential capacitor voltage imbalance may occur due to the different charging and discharging characteristics of FBSMs and HBSMs. To addressing this problem, solutions including injecting reactive power [17] , increasing the number of FBSMs [20] , retrofitting the topology of the hybrid MMC [21] , and injecting fundamental frequency reactive circulating current (FFRCC) [22] were proposed. This paper focuses on the discharge problem on HBSMs' capacitor when hybrid MMC based HVDC systems riding through a long-term (e.g., several minutes or longer) pole-to-ground (PTG) fault condition. Compared with the study in [22] , this paper analyzes the PTG fault characteristics, further explores the principle of FFRCC injection (e.g., the required amplitude and phase). Moreover, a coordinate control of HBSMs' and FBSMs' output voltages is also proposed to achieve a quick and accurate HBSMs' capacitor voltage balancing.
The outline of this paper is organized as follows. Section II analyzes the discharge problem on HBSMs' capacitor in hybrid-MMC HVDC systems when riding through a long-term PTG fault. In Section III, FFRCC injection is introduced to balance the capacitor voltages, and then the coordinate scheme of HBSMs' and FBSMs' output voltages is explored to fast and accurately regulate the HBSMs' capacitor voltages. Simulation results are presented in Section IV. Finally, Section V draws some conclusions.
II. DISCHARGE PROBLEM ON HBSMS' CAPACITORS
In this section, the conventional PTG FRT strategies are briefly reviewed. Then, the discharge problem on HBSMs' capacitors is analyzed. Fig. 1 To avoid zero sequence current flowing into the MMC, transformer's secondary side is delta connected. MMC is grounded by a star-point reactor grounding device in the transformer's secondary side, where L g and R g are the grounding inductor and resistor, respectively.
A. Conventional PTG FRT Control Strategies
When a PTG fault occurs (i.e., a negative-pole-to-ground fault shown in Fig. 1 ), the DC component of arm output voltages in the fault pole should be zero, so as to clear DC fault current, and the DC component of arm output voltages in the healthy pole should be unchanged. In this way, the HVDC systems can still transmit one half of the rated active power via the healthy DC pole. However, if the AC components in the upper and lower arm output voltages remain opposite, for the sending terminal, the upper and lower arms will absorb the equal power from the AC grid, and the following power flow can be deduced The imbalance of arm capacitor energy occurs for both the sending terminal and receiving terminal. For the sending (receiving) terminal, capacitors in the healthy (fault) pole will discharge while those in the fault (healthy) pole will charge continuously. Overcharging these capacitors may cause their failure or accelerated fatigue, with cascading effects on all the other components. Moreover, running the capacitors undercharged reduces the maximum voltage capability of the arm, leading to instability of the whole converter because of a loss in control of the arm currents. Thus, the key point of PTG FRT is to keep the arm capacitor energy balanced. Fig. 2 shows the conventional PTG FRT strategies proposed in [11] and [18] .
The first one is based on the impacts of fundamental frequency circulating current on the distribution of the capacitor energies between the upper and lower arms, as shown in the red block diagram, while the second one comes from the fact that the transmitted active power among two AC sources is determined by the difference between their phase angles. Both of them can ensure the net energy stored in arm capacitors after a fundamental-frequency period is zero.
Ignoring power losses and the voltages to achieve the circulating control, the flow of AC side current among the upper and lower arms can be summarized below:
1) The active component of AC side current will only flow through the arm in the healthy pole.
2) The reactive component of AC side current will flow into the upper and lower arms fairly.
B. Capacitor Discharge Under a Long-Term DC Fault Period 1) Unidirectional Arm Currents:
Assuming the internal electromotive force and AC current for phase A under the PTG fault conditions as
where E m and θ e are the amplitude and phase angle of the internal electromotive force, and ϕ is the power factor angle at the converter side.
The AC current i a can be decomposed into the active and reactive component
where i a,ac and i a,rec are the active and reactive component of i a , respectively. According to the analysis in the above subsection, arm currents for the sending terminal can be deduced as
Based on the balance of converter's input power and output power during steady state, I dc can be derived as
where m is modulation index defined as 2E m /V dc . Substituting (6) and (4) into (5) yields
From (7), the maximal value of i na can be expressed as Fig. 3 shows i na,max under different operating conditions. It can be seen that i na,max is negative when mcosϕ > | sinϕ|, which means that i na will always be negative.
2) Discharge Problem on HBSMs in the Sending Terminal: When the arm currents are always negative, even if HBSMs are allowed to be inserted, their capacitors cannot be charged.
However, for the actual VSC-HVDC projects, SMs' capacitors must supply power for the following devices: 1) Voltage sensor and control circuit board configured on the SMs. 2) Conducting switches and gate drives. 3) Discharge resistance, which is used to provide a convenient maintenance for the systems during fault conditions. Thus, capacitor voltages for the HBSMs will considerably discharge, and they will discharge off in less than 30 minutes [13] .
The discharge problem on HBSMs will deteriorate the FRT process as follows:
1) Unable to ride-though a long enough (e.g., several tens of minutes or longer) fault. Because HBSMs will discharge off, they will be uncontrollable. 2) Increasing the difficulty on fault recovery when the fault period is not very long (e.g., several minute) [11] . During this case, HBSMs' capacitors will not charge off when the fault is cleared. However, the decrease of the HBSMs' capacitor voltages reduces the maximum output voltage capability of the arm. This will lead to instability of the whole converter because of a loss in control of the arm current during the fault recovery process (i.e., overmodulation problem) [23] . To satisfy the arm output voltage requirement, HBSMs' capacitors should be charged to their rated voltages before the recovery process, and converter cannot transmit power during this period.
III. IMPROVED PTG FRT STRATEGY WITH FFRCC INJECTION
In this section, an improved PTG FRT strategy which can maintain HBSMs' capacitors charged during PTG faults conditions is proposed. FFRCC injection [22] is adopted to achieve the bidirectional arm current without sacrificing power factor. Then, the impacts of FFRCC injection on the fluctuated arm capacitor energy and the current stress of semiconductors are analyzed. Furthermore, to achieve a fast and accurate charging for HBSMs, a coordinate control of FBSMs' and HBSMs' output voltages is proposed.
A. Principle of Fundamental-Frequency Reactive Circulating Current Injection
Taking phase A as an example, Fig. 4 shows the function principle of FFRCC injection, which contains: 1) Maintaining the internal electromotive force e a and AC side current i a unchanged, thus, the power factor will not be sacrificed. 2) Increasing the amplitude of AC component of the arm currents flowing in the fault poles, which is orthogonal with e a , as shown in Fig. 4(d) to ensure i na,max can be positive. Next, the phase and amplitude of the required FFRCC are calculated.
1) Phase of the Required FFRCC:
The injected FFRCC should be in phase with the AC reactive component of the arm currents flowing in the fault pole.
Thus, according to the expression of i na described in (7), FFRCC in phase A can be expressed as (9) where I m ,rec is the amplitude of the injected current, and ϕ is power factor angle. Sign(x) is the sign function of x, and it will be 1 when x is positive, otherwise it will be −1.
2) Amplitude of the Required FFRCC: The minimal required I m ,rec should ensure i na,max after FFRCC injection is positive.
According to (7) and (9), the arm currents after FFRCC injection can be expressed as 
According to (9) and i na,F F RC C expressed in (10) , to ensure i na,F F RC C can be positive, I m ,rec should satisfy
Obviously, the minimal required I m ,rec differs for different power factors. According to whether i pa,F F RC C contains the reactive AC component, the selection of I m ,rec can be deduced into the following two cases:
In this case, I m ,rec is suggested to be I m | sinϕ|/2. A close look at (10) reveals that the active power transmitting and reactive power supporting tasks are completed by the healthy and fault poles, respectively. r m cos ϕ≥ 2| sinϕ| During this case, the required I m ,rec should satisfy:
Substituting (9), (12) into (10), it can be found that i pa,F F RC C still contains certain reactive component and the directions of the reactive power supported by the upper and lower arms are opposite.
Considering the extreme condition, i.e., cosϕ = 1, it can be found that reactive power supported by the upper arm will be absorbed by the lower arm. Although the pure reactive power interaction is useless for AC grid, it is crucial for charging HBSMs' capacitors.
B. Influence of Fundamental-Frequency Reactive Circulating Current Injection
FFRCC injection is a control method based on the circulating currents, thus, it will not influence the performance of the AC and DC side of the converter during the steady state, especially for the indirect modulated MMC [11] , [21] .
In this subsection, the influence of FFRCC injection is analyzed in terms of the fluctuated arm capacitor energy and the current stress of semiconductors.
1) The Fluctuated Arm Capacitor Energy: Ignoring the voltage drops to achieve circulating currents control, the arm output voltages during PTG fault conditions can be expressed as
Then, the ripple energy in arm capacitors with FFRCC injection can be expressed as
Thus, the change of the fluctuated energy caused by the FFRCC can be expressed as 
From (16), the followings can be summarized for the influence of FFRCC injection on the fluctuated arm capacitor energy. 1) FFRCC injection can make certain double frequency ripple energy interacted between the capacitors in the upper and lower arms. 2) FFRCC injection can also cause certain fundamental frequency energy rippled in capacitors in the normal pole. However, limited by the star-configuration of the upper three arms at the healthy DC pole, the fundamental frequency component will not flow into the DC side. Note that FFRCC injection will not cause the imbalance among the submodule capacitors in the healthy pole, because the arm output voltages for the healthy pole are positive, where each FBSM work as a HBSM.
2) Current Stress of Semiconductors:
The current flowing through each semiconductor is determined by the instantaneous arm current and the switching function of each device. The switching function is determined by the switching state of each SM, which depends on the arm output voltages when all the HBSMs (FBSMs) are balanced. However, compared with the required arm output voltages during the FRT process, the voltage drop to achieve FFRCC injection maybe generally negligible, meaning the change of the switching state for each SM caused by FFRCC injection may can be neglected.
Thus, for a reasonable simplification, the impacts of the instantaneous arm currents (before and after FFRCC injection) on the current stress of semiconductors are focused.
For a fair comparison of arm currents during the normal operation, FRT processes without and with FFRCC injection, the following three assumptions are made.
1) Comparing with the normal operations, converter transmits half active power during the FRT process. 2) Comparing with the normal operations, converter supplies the constant reactive power during the FRT process.
3) The amplitude of FFRCC is slightly larger than the minimal value calculated by (11) . Then, the arm currents during the three processes can be expressed as 
Fig . 5 shows the arm currents calculated by (17)- (19), where the transient processes are neglected for simplification.
From (11), (17)- (19) and Fig. 5 , the followings can be summarized for the influence of FFRCC injection on the current stress of semiconductors. 1) Compared with the normal operation, the current stress of semiconductors in the fault pole after FFRCC injection will not increase. 2) Compared with the normal operation, the current stress of semiconductors in the healthy pole after FFRCC injection will increase when ϕ meets m cos ϕ≥ 3| sinϕ|, while it will not increase during the other cases. Note that the assumptions in this subsection are made to analyze the influence of FFRCC injection on current stress of semiconductors. The feasibility and validity of the proposed method are independent of the assumptions.
C. HBSMs and FBSMs Coordinate Control
After FFRCC injection, arm currents in the fault pole can be bidirectional, thus, the inserted HBSMs can be charged.
For hybrid MMC, it's accepted that FBSMs' capacitor voltages and HBSMs' capacitor voltages can be sorted and selected when the arm outputs a positive voltage [20] , [21] . When used for charging the HBSMs, however, this balancing algorithm has the following two deficiencies:
r It is difficult to control HBSMs' capacitor voltages to a preset value accurately, due to the different charging and discharging characteristics for FBSMs and HBSMs.
r The charging speed of HBSMs' capacitors will be slow when the charging time for HBSMs (i.e., both the arm current and arm output voltage are positive) is short. Moreover, it's deduced in the above subsection that the current stress of semiconductors in the normal poles after FFRCC injection will increase when ϕ meets mcosϕ≥ 3| sinϕ|.
To mitigate the impact of FFRCC injection on the current stress of semiconductors, I m ,rec should be small and the period for FFRCC injection should be short.
To address these problems, a coordinate control of FBSMs' and HBSMs' output voltages considering the redundancy of the arm voltage generation scheme under a low arm voltage, is explored in this section.
For illustrating purpose, Fig. 6 shows the normalized arm output voltage, arm current, the fluctuated arm capacitor energy, and FBSMs' and HBSMs' output voltages during PTG fault conditions after FFRCC injection. The base values for them are From Fig. 6(b) , it can be seen that HBSMs can be charged only in [2π, θ 2 ] for the conventional capacitor voltage balancing algorithm [20] , [21] . And, the maximum energy absorbed by the HBSMs in one fundamental period can be expressed as
It can be seen W hbsm ,max is determined by the angle θ 2 . Further, W hbsm ,max increases with the increase of θ 2 , and decreases with the decrease of θ 2 . From the expression of i na,F F RC C in (18) , it can be deduced that θ 2 will be small when the charging time for HBSMs (i.e., [2π, θ 2 ]) is short for a specific I m , m, ϕ and θ e . Thus, the charging speed of HBSMs' capacitors will be slow when the charging time for HBSMs (i.e., [2π, θ 2 ]) is short.
To fast charge the HBSMs under a limited I m ,rec , the output voltage of HBSMs should be large.
Ignoring the voltage to achieve the circulating current control, the output voltage of HBSMs and FBSMs (marked as v na,hbsm and v na,f bsm ) during [θ 1 , θ 2 ] should satisfy:
(21) Considering the redundancy of the arm voltage generation scheme during [θ 1 , θ 2 ], the generation schemes of v na,hbsm and v na,f bsm can be deduced as follows where x should ensure v na,hbsm is positive. Fig. 6(d) shows v na,hbsm and v na,f bsm calculated by different x. It can be seen v na,hbsm increases with increasing x, which means that the speed for charging HBSMs' capacitors is higher for a larger x. Hence, the function of x is to regulate the speed for charging the HBSMs' capacitors.
Next, the maximal v na,hbsm and corresponding v na,f bsm are explored.
Ignoring the capacitor voltage ripple, v na,hbsm and v na,f bsm should satisfy:
According to (22) and (23), the maximal v na,hbsm and corresponding v na,f bsm can be expressed as (24) and they are shown in Fig. 6(a) . Fig. 7 shows the flow chart of the improved PTG FRT strategy, which enable charging HBSMs' capacitors. It contains the following two steps:
D. Improved PTG FRT Strategy With Charging HBSMs
Step 1: After the converter detects the PTG fault, the conventional PTG FRT strategies are adopted, and HBSMs are bypassed. Then, converter will run into the steady state (i.e.,
Step 2) after dozens of milliseconds.
Step 2: Since the discharge of HBSMs' capacitors can be achieved easily, this step focuses on the charging process of the capacitors. The detected capacitor voltages of HBSMs in the fault pole (marked as v ch,k j , j = a, b, c; k = p, n) are compared with the rated value V c . Once their difference is larger than a preset value (Δv), FFRCC is injected to achieve the bidirectional arm current (marked as i kj ). Once i kj is positive, then, v ch,k j can be charged fast and accurately by the coordinate control scheme of HBSMs' and FBSMs' output voltages, as shown in (22) . While during the other cases, HBSMs are bypassed and FFRCC need not to be injected when HBSMs are charged to the preset value.
Compared with the conventional FRT strategies, the presented solution features:
r FFRCC injection, thus the arm currents flowing in the fault poles can be positive without sacrificing power factor. r Coordinate control of HBSMs' and FBSMs' output voltages. Since the total arm output voltage (e.g., v na,hbsm + v na,f bsm ) keeps constant for different x, the philosophy of the coordinate control is using the energy stored in the FBSMs' capacitors to fast charge the HBSMs' capacitors. Thus, HBSMs' capacitor voltages can be charged periodically. And, hybrid-MMC HVDC systems can ride though a long-term PTG fault reliably.
To clearly present the proposed PTG FRT scheme, two points are noted below. r FFRCCs should be injected simultaneously in the three phases. Their amplitudes should be equal, and their phases should be positive sequence.
IV. SIMULATION RESULTS
To verify the analysis of the impacts of HBSMs' discharge problem on the performance of FRT and the feasibility of the presented PTG FRT strategy, test systems based on the hybrid MMC is built using PSCAD/EMTDC, as shown in Fig. 8 .
The main circuit parameters are shown in Table I , and the discharge time constant for each capacitor (τ = RC) is 6 minutes. To reduce the simulation time without sacrificing accuracy, the 
0.01 H Sampling frequency 10 kHz efficient models of voltage source MMC based on Thevenin equivalents [24] are adopted. Fig. 9(A) show the normalized simulation results with the conventional PTG FRT strategy proposed in [11] when hybrid MMC rides through a negative-pole-to-ground fault, and i j cir (j = a, b, c) is the current component that flows only inside the MMC. Note that a closed loop of DC side current [20] is also adopted in the simulation.
The fault is assumed to occur at t = 2.0 s, and converter starts to FRT with a delay of about 1 ms. Since the transients of PTG FRT have been well documented in [11] , no further analysis is given here.
Due to the power loss, SM capacitors on the bypassed HBSMs will be discharged. And they are assumed to decrease to about one half of their rated values when converter starts to recovery. Due to the limited computer memory, the discharge resistance is decreased (i.e., much smaller than 64 kΩ) to speed up the discharging process. In the actual projects, the discharge process will continue for about 4 minutes.
The DC-link voltage is assumed to be established and the active power reference is changed from 0.5 pu to 1.0 pu at t = t r . Due to the insufficient capacitor voltages of HBSMs, arm capacitors cannot output their references. Thus, DC side current, active power and arm currents are deteriorated when the hybrid MMC restores from the fault, as shown in Fig. 9(A) . Fig. 9(B) show the simulation results where HBSMs are allowed to be inserted, and the capacitor voltage balancing algorithm documented in [20] , [21] is adopted. The capacitor energy of FBSMs per arm is controlled to be their rated values by the arm capacitor energy control shown in Fig. 2(a) . Since the arm currents in the fault pole are negative, the inserted HBSMs will discharge, as shown in Fig. 9 (B-e) and (B-f). According to the capacitor voltage balancing algorithm (i.e., the sorting and selecting algorithm), HBSMs' capacitors will be bypassed when their voltages are smaller than FBSMs' capacitor voltages, as shown in the small zoom in Fig. 9(B-f) . Capacitors on the bypassed HBSMs discharge continuously due to the power loss. Note that the discharge resistance is decreased to speed up the simulation process after 2.05 s. Fig. 10(A) show the normalized simulation results with FFRCC injection, where R d is 64 kΩ. Capacitor voltages for the HBSMs are assumed to decrease to about one half of their rated values at t = 2.6 s, as shown in Fig. 10(A-f) . Sufficient positive sequence FFRCCs (in this case, I m ,rec = 0.45 kA) are injected at t = 2.6 s, as shown in Fig. 10(A-d) and (A-e). From Fig. 10(A-a)-(A-c) , it can be seen that FFRCC injection will not affect the performance of AC and DC side, i.e., v dc , i dc , P and Q. FFRCC injection will not increase semiconductors' current stress in the fault pole compared with the normal operation, as shown in Figs. 10(A-e) and 9(B-e).
After FFRCC injection, i na can be bidirectional, thus, v ch,na shown in Fig. 10(A-f) can increase. However, the speed for the increase of v ch,na is very slow, since v ch,na can only be charged when both the arm current and arm output voltage are positive. In addition, v ch,na cannot be charged to its rated value, as shown in Fig. 10(A-f) . Note that the capacitor energy of all the FBSMs per arm should be controlled to be its rated value by the arm capacitor energy control [11] to avoid the overcharging of the capacitor voltages of FBSMs when starting the charging process. Fig. 10(B) show the simulation results with the coordinate control of FBSMs' and HBSMs' output voltages, where R d is 64 kΩ. Capacitor voltages for the HBSMs are assumed to decrease to about one half of their rated values at t = 2.6 s. As analyzed in Section III-C, the DC offset of the HBSMs' To increase the charge speed for the capacitor voltages of HBSMs, x in (22) is controlled to be the detected capacitor voltages of HBSMs (in pu) for the first 100 ms (i.e., 2.6 s ≤ t ≤ 2.7 s). Then, x holds as 0.6. From Fig. 10(B-f) , it can be seen that v ch,na can be charged to its rated value after about 400 ms. Then, HBSMs are suggested to be bypassed, and FFRCC injection can be removed, as shown in Fig. 10(B-e) .
When the bypassed HBSMs' capacitor voltages are smaller than the preset value (e.g., 0.5 pu), FFRCC injection and the coordinate control discussed above can be applied again.
Compared with the conventional FRT strategies proposed in [11] , [18] , FFRCC injection will increase the power loss. However, FFRCC injection only continues for about 0.4 s per serval minutes (e.g., 4 minutes), and the additional power loss may be ignorable.
V. CONCLUSION
In this paper, an improved PTG FRT strategy with FFRCC injection and coordinate control of FBSMs' and HBSMs' output voltages is proposed. Based on FFRCC injection, arm currents flowing into the fault pole can be bidirectional without sacrificing the power factor at AC side, which is a prerequisite for HBSMs' capacitor voltage balancing. Coordinate control of FBSMs' and HBSMs' output voltages can achieve the fast and accurate charge of HBSMs' capacitors. The proposed FRT strategy enhances the controllability of HBSMs' capacitor voltages. Thus, it can enable the hybrid MMC based HVDC systems to ride through a long-term PTG fault stably, which can minimize the power gap in the transmission systems. Validity of the proposed method is verified by the simulation results.
